A high-sensitivity, low-noise in-plane capacitive microaccelerometer utilizing a combined bulk and surface micromachining technology is demonstrated.
INTRODUCTION
High precision micro-accelerometers are increasingly needed in inertial navigatiodguidance, seismometry, and space microgravity applications.
Many transduction techniques and several devices with 10's of micro-g resolution have been reported [I] .
Capacitive microaccelerometers have several advantages such as high sensitivity, low noise, stable DC characteristics, low drift, low power dissipation, and low temperature sensitivity. Figure 1 shows noise performance comparison chart for in-plane (x-and y-axis) and out-of-plane (z-axis) micromachined accelerometers reported in the literature in the last 20 years. Most of the reported high performance devices are sensitive to out-of-plane (vertical, z-axis) acceleration since it is easier to fabricate large proof-mass and large-area electrodes along the z-axis. These sensors utilize full wafer thickness for their proof-mass, and a small sensing gap [2, 31. However, it is not easy to apply these techniques to in-plane (lateral, x-, y-axis) sensors that are sensitive to acceleration parallel to the sensor substrate because of the difficulty in fabricating high aspect-ratio vertical senseidrive electrodes with small sensing gaps. Although surface micromachined accelerometers can be integrated with interface electronics to improve performance, due to their small mass they typically have a noise floor of IOOpg-lmghHz at atmospheric pressure [4, 51. Although vacuum packaging substantially reduces the mechanical noise of a surface micromachined accelerometer and lowers the output noise floor, it is desirable to operate sensors in atmosphere since vacuum packaging is not cost effective [6] .
In order to increase the proof mass beyond what is achievable using surface micromachining, SO1 or waferbonded accelerometers utilizing DRlE technology have been developed . These accelerometers utilize a 25-120" thick single-crystal silicon proof-mass to reduce overall system noise. Nevertheless, these accelerometers either do not provide high enough resolution needed for inertial-grade performance, or have complicated fabrication processes and large parasitics. In this paper we report a high-sensitivity, low-noise in-plane micro-accelerometer which exploits a full wafer thickness with very narrow sensing gap using a combined hulk and surface micromachining technology [IO] . 
SENSOR DESIGN
An acceleration sensor module consists of a micromachined accelerometer and readout electronics. Although both mechanical noise from the accelerometer and the readout electronics noise contribute to the overall output noise characteristics of the module, the electronic noise is dominant unless the module has both significantly large gain and mechanical noise simultaneously [6] . Thus, the overall resolution is mainly determined by the gain of the module [3] . The gain of the module includes two parts; sensitivity of the accelerometer and that of the electronics.
As the sensitivity of the electronics increases, however, the electronic noise increases [I I]. Thus, the overall resolution is heavily dependent on the sensitivity of the accelerometer.
In order to obtain high-sensitivity, low-noise capacitive micro-accelerometers, it is necessary to reduce damping, increase proof-mass size, and reduce the sensing gap [IO] . Although recently Deep RIE technology has become very popular for high aspect ratio micromacbining, it is difficult to obtain a sensing gap of much smaller than 3pm in a silicon structure thicker than 100Bm using this technology. In this work, a high aspect ratio structure is developed by using combined surface and bulk micromachining technology; the sensing gap is defined by a sacrificial layer, surface micromachining, and a large proofmass (wafer thick, 500pm) is obtained utilizing bulk micromachining technology.
The in-plane accelerometer structure is illustrated in Figure 2 . This has a large proof-mass, stiff senseidrive electrodes, and a small and reproducible sensing gap of <1.5pm. The silicon proof-mass is supported using high aspect-ratio polysilicon springs, which are formed by refilling deep-etched trenches. Polysilicon trench refilling is also used to form vertical senseidrive electrodes, which are attached to the support rim and span the entire width of the proof-mass. The cross-section of differential capacitive senseidrive electrode pairs is also shown. The proof-mass is released in EDP. This same EDP step is used to etch the silicon around the outside perimeter of the senseidrive electrodes as illustrated. To reduce cross-axis sensitivity, the electrodes and beams are also formed on the bottom side of the device to produce a symmetric structure, although the device is also compatible with single-sided fabrication. Table I summarizes device specifications, showing the calculated sub micro-g mechanical noise (0,7pg/dHz) and high-sensitivity (6.8pFig) of the sensor. It is a double-side process (although processing can be carried out only on one side of the wafer), requiring six masks, utilizing silicon dioxide as a sacrificial layer, and defines device structure with anisotropic wet etching at the end of the process. This is the same exact process used for fabricating z-axis accelerometer and does not require any additional steps [3] .
The process starts with a shallow p++ boron diffusion, defining the proof-mass and supporting rim, on <loo> double-side polished p-type silicon wafers. Then, 60pm deep trenches are etched in the silicon to he used later to form the vertical electrodes. The trenches are then refilled completely with oxide for a sacrificial layer, nitride, and doped polysilicon. AAer polysilicon deposition, annealing is followed to alleviate any compressive stress in the polysilicon. Next, the polysilicon and nitride films are etched using NE and another oxide (capping) is deposited.
The oxide is patterned to form metal contacts and openings to the bulk silicon for the subsequent etch in the EDP. Then, contact metal is electroplated. To minimize the etch time in the EDP and help undercut the electrodes by the etchant, some of the single-cystal silicon is etched by Deep R E After the Deep RIE, EDP etching is followed not only to define the proof-mass and supporting rim but also to etch the unnecessary silicon around the senseidrive electrodes. This step is important since the unnecessary silicon would null the capacitance change from an external acceleration resulting in sensitivity degradation. Finally, the sacrificial oxide layer is removed by HF. In order to Temove unnecessary silicon on sense:drive electrodes, the electrodes are designed to have an angle to etch plane as illustrated in Figure 4 . When EDP starts etching silicon, it etches silicon until it meets { 11 I } crystal planes. Thus, without the corrugated electrodes, the EDP etching stops when two { 11 I } planes, one from the proofmass, the other from non-sensing side of the electrodes, meet to generate v-shaped valley. This does not remove unnecessary silicon from the electrodes, By implementing angled side of electrodes, the EDP etching stops when the { 11 1 plane from the sensing side of electrodes meets the other { 11 1 } plane from the proof-mass side. The silicon between sensing and non-sensing sides of electrodes is removed by Deep RIE to reduce parasitic capacitances. Careful etch depth control by the Deep RIE needs to be considered to prevent excessive EDP etching, which etches the proof-mass as well as single crystal silicon of sensing parts which are supposed to form sensiflg capacitors with electrodes. Figure 5 shows the fabricated devices, while Figure 6 shows the cross section of one 60pm tall electrode and the sensing gap, only 1.1 pm. Then, the devices are tested with a dividing head, precision-turn table. Figure 7 demonstrates capacitance change according to the dividing head. It shows 5.6pFig sensitivity with low offset (0.14pF) and good linearity. Figure 7 . Capacitance change vs. acceleration
, -

011) Planes
Capacitance changes from the micro-accelerometer are read out by a 2 -A switched-capacitor circuit, which can operate either in open-or closed-loop. The circuit includes chopper stabilization and correlated double sampling to cancel I/f noise, amplifier offset and compensate for finite amplifier gain. It operates using a 500kHr clock and can resolve better than 20aF with dynamic range of 120dB for IHz BW, while dissipating less than 12mW from 5V supply [U] . Figure 8 shows the CMOS capacitive interface chip and its hybrid connection to the accelerometer. Two fixed external reference capacitors are used to establish a fullbridge scheme. By using the interface circuit, the hybrid module provides overall sensitivity of 0.49V/g. Figure 9 . Output noise floor The output noise of the hybrid module is measured with a HP 3561 dynamic signal analyzer with a S0kn reference resistor shown in Figure 9 . This figure indicates that the resistor has 34nVidHz noise density which matches well with estimated thermal noise of the resistor (note that the measurement bandwidth is 11.72 Hz in these measurements). Thus, the hybrid module can resolve S.Spg-rms in 11.7Hz BW with 500kHz clock frequency, which provides l.6pgidHz noise spectral density. Table 2 summarizes the measured specifications of the accelerometer, the interface circuit, and the hybrid module.
CONCLUSIONS
A high-sensitivity, low-noise in-plane capacitive accelerometer is demonstrated. It utilizes 0.5mm-thick proof-mass, high aspect-ratio 60pm thick polysilicon electrodes, and a I.lpm sensing gap. The measured sensitivity is 5.6pFig. The accelerometer hybrid assembled with CMOS interface circuit can resolve 1.6pg in 1Hz BW.
